esp32_from_scratch
Media Manager
Namespaces
Choose namespace
Media Files
Files in verilog
- inner-output-to-wire.png
- 852×524
- 2021/03/04 10:20
- 30.3 KB
- verilog-reg-wires.png
- 600×533
- 2021/03/04 10:28
- 33.4 KB
- wire-reg-cover.png
- 500×342
- 2021/03/04 10:20
- 159.9 KB
![[root]](/doku.php/esp32_from_scratch?ns=&tab_files=files&do=media&tab_details=view&image=verilog%3Ainner-output-to-wire.png){kind=link}
File
- View
- History
- Date:
- 2021/03/04 10:20
- Filename:
- inner-output-to-wire.png
- Format:
- PNG
- Size:
- 30KB
- Width:
- 852
- Height:
- 524
- References for:
- Simple guide to Verilog Wire and Reg types
esp32_from_scratch.txt · Last modified: 2023/05/08 06:12 by sausage
Page Tools
